
fb1_i
I0
I1
O
RTL_XOR
fb0_i
RTL_XOR
fb_i
RTL_XOR
lfsr_reg[15:0]
C
CE
D
Q
PRE
RTL_REG_ASYNC
valid_o_reg
CLR
RTL_REG_ASYNC
valid_o
clk
valid_i
rst_n
d_i[31:0]
d_o0_i
I0[31:0]
I1[31:0]
O[31:0]
RTL_XOR
d_o_reg[31:0]
RTL_REG_ASYNC
d_o[31:0]